Explain the difference between a NMOS and PMOS and plot their characteristics curves LT spice

/ Exams & Certification / By

NMOS and PMOS

Explain the difference between a NMOS and PMOS and plot their characteristics curves LT spice (you may use any standard MOSFET circuit). Distinguish between NMOS/PMOS and NMOS4/PMOS4.

The Correct Answer and Explanation is:

Difference Between NMOS and PMOS

NMOS (N-channel MOSFET):

  • Uses electrons as the charge carriers (majority carriers).
  • When a positive voltage is applied to the gate relative to the source, it attracts electrons and forms a conductive channel between the drain and source.
  • Typically, the source is connected to ground, and the device turns ON when the gate voltage is higher than the threshold voltage (Vth).
  • The current flows from drain to source when the device is ON.

PMOS (P-channel MOSFET):

  • Uses holes as the charge carriers.
  • When a negative voltage is applied to the gate relative to the source, it attracts holes and forms a channel.
  • Typically, the source is connected to the positive supply voltage, and the device turns ON when the gate voltage is lower than the source voltage by more than the magnitude of the threshold voltage.
  • The current flows from source to drain (opposite direction of NMOS).

Key Differences:

  • NMOS turns ON with a positive gate voltage (relative to source).
  • PMOS turns ON with a negative gate voltage (relative to source).
  • NMOS has higher electron mobility, so generally faster and more conductive than PMOS.

NMOS4 / PMOS4 vs NMOS / PMOS

  • NMOS/PMOS are level 1 MOSFET models in SPICE, representing a simple, basic MOSFET with basic physical parameters (threshold voltage, transconductance, etc.). These models are often used for simple circuits or educational purposes.
  • NMOS4/PMOS4 are level 4 MOSFET models which include more advanced modeling such as velocity saturation, channel-length modulation, body effect, and other second-order effects. They provide a more realistic behavior of MOSFETs, especially in modern submicron technologies.

In LTspice, NMOS and PMOS are simpler models while NMOS4/PMOS4 are more accurate for detailed IC simulation.

Plotting Characteristic Curves in LTspice

Steps to plot Id vs Vds for NMOS:

  1. Place an NMOS transistor (e.g., NMOS) in the schematic.
  2. Connect the source to ground.
  3. Connect the drain to a DC voltage source Vds.
  4. Connect the gate to a DC voltage source Vgs.
  5. Sweep Vds from 0V to, say, 5V.
  6. Repeat the sweep for different gate voltages (Vgs = 1V, 2V, 3V…).

Example LTspice netlist snippet for NMOS:

Vgs gate 0 DC 3V
Vds drain 0 DC 0V
M1 drain gate 0 0 NMOS
.dc Vds 0 5 0.1
.step param Vgs 1 3 1
.control
run
plot I(M1) V(drain)
.endc

Similarly for PMOS, swap the polarity:

  • Source connected to positive supply
  • Gate swept from 0V downwards (e.g., from 5V to 0V)
  • Drain voltage swept accordingly

NMOS and PMOS are two fundamental types of MOSFET transistors differing primarily in their channel doping and operation polarity. NMOS uses electrons as charge carriers and requires a positive gate-to-source voltage to turn on, while PMOS uses holes and turns on with a negative gate-to-source voltage. This leads to opposite polarities in their operation and different connection conventions in circuits. NMOS devices generally exhibit higher mobility, making them faster and more efficient compared to PMOS.

In SPICE simulation, NMOS and PMOS often refer to level 1 models, which are simplified and suitable for basic circuit design and learning. More advanced models like NMOS4 and PMOS4 are level 4 models that include advanced physical effects such as velocity saturation, channel-length modulation, and body effect, providing more accurate behavior particularly in scaled and modern MOS devices.

Using LTspice, characteristic curves such as the drain current (Id) versus drain-to-source voltage (Vds) at different gate voltages (Vgs) can be plotted. For NMOS, the source is grounded, and the drain voltage is swept while stepping the gate voltage above the threshold voltage. For PMOS, the source is connected to a positive voltage supply, and the gate voltage is swept below the source voltage.

Understanding these differences and characteristics is essential for designing complementary MOS (CMOS) circuits, which combine NMOS and PMOS transistors for efficient digital logic design.

Related Posts

Scroll to Top